FPGA IMPLEMENTATION OF FOLDED SEMI-SYSTOLIC FIR FILTER WITH CHANGEABLE FOLDING FACTOR

T. Tokić, V. Ćirić, I. Milentijević, O. Vojinović
Faculty of Electronic Engineering, University of Niš
Beogradska 14, PO Box 73, 18000 Niš, Serbia and Montenegro
{fika, vciric, milentijevic, oliver}@elfak.ni.ac.yu

Abstract: The bit-level transformation of the original data flow graph (DFG), for the bit--plane architecture, that provides the successful application of the folding technique with changeable folding is presented at transfer function level. The mathematical path that describes the transformation is given, and implications at the DFG level are discussed. Changeable folding sets are involved with aim to increase the throughput of the folded system reducing the folding factor according to the coefficient length. The folded FIR filter architecture is described in VHDL as a parameterized FIR filtering core and implemented in FPGA technology. The design "tradeoffs" relating on the occupation of the chip resources and achieved throughputs are presented.

Keywords: systolic arrays, FIR filtering, folding technique, FPGA.

1. Introduction

Advances in Field programmable Gate Array (FPGA) technology have enabled FPGAs to be used in a variety of applications. In particular, FPGAs prove particularly useful in data path designs, where the regular structure of the array can be utilized effectively. The programmability of FPGAs adds flexibility not available in custom approaches, while retaining relatively high system clock rates. Furthermore, the FPGA technology is ideal for rapid prototyping [1]. It is well known that performances and cost of any digital circuit depend on circuit design style. Therefore, creating a given architecture, to establish optimal area-time-power tradeoff, a careful choice of circuit design style to use is necessary. In synthesizing DSP architectures, it is important to minimize the silicon area of the integrated circuits, which is achieved by reducing the number of functional units (such as multipliers and adders), registers, multiplexers, and interconnection wires. The folding transformation is used to systematically determine the control circuits in DSP architectures where multiple algorithm operations are time multiplexed to a single functional unit 7. By executing
multiple algorithm operations on a single functional unit, the number of functional units in the implementation is reduced, resulting in integrated circuit with low silicon area 8.

As a starting architecture for the synthesis of the Folded bit-plane FIR filter architecture with changeable folding sets we use well-known bit-plane architecture (BPA). The BPA is highly regular architecture, which allows extensive pipelining, regular layout, high computational throughput, truncation of Least Significant Bits (LSBs) of intermediate results without any loss of accuracy, and programmability of coefficients [4, 5].

The goal of this paper is to present the involving of changeable folding sets onto the fixed size array. The implementation of changeable folding sets and changing of the folding factor are aimed to the increasing of versatility of bit plane-arrays. We apply the folding technique with goal to find suitable area-time tradeoff for bit-plane architecture keeping all desirable features of the source architecture and to provide wider application area for folded bit-plane architecture. With aim to illustrate the application of folding technique to the BPA and to highlight performances of the derived folded architecture we have implemented both the BPA and the folded BPA (FBPA) in FPGA technology. The design “tradeoffs” relating on occupation of the chip resources and achieved throughputs are presented.

The paper is organized as follows: section 2. contains basic principles of folding technique; in the section 3. we give the transformation of the original DFG for the BPA that enables the application of folding technique; section 4. describes the involving of changeable folding factor, section 5. is devoted to the FPGA implementation of the folded FIR filter architecture, while in the section 6 concluding remarks are given.

2. Basic elements of folding technique

The folding technique is introduced by K.K. Parhi and described in [2, 3]. With aim to clarify the applying of folding technique to the BPA we give a brief review of folding transformation.

The synthesis of folded data path is explained in Fig. 1 a) and Fig. 1 b). Fig. 1 a) shows an edge $U \rightarrow V$ with $w(e)$ delays, while Fig. 1 b) depicts the corresponding folded data path. The data begin at the functional unit $H_u$ which has $P_u$ pipelining stages, pass through

$$D_F(U \rightarrow V) = Nw(e) - P_u + v - u$$

(1)

delays, and are switched into the functional unit $H_v$ at the time instances $Nl + v$, where $N$ is the number of operations folded to a single functional unit
(folding factor), while \( u \) and \( v \) are the folding orders of nodes \( U \) and \( V \) that satisfy \( N - 1 \geq u, v \geq 0 \).

(a) An edge \( U \rightarrow V \) with \( w(e) \) delays; (b) The corresponding folded data path.

Figure 1: The synthesis of folded data path.

A folding set, \( S \), is defined as an ordered set of operations, which contains \( N \) entries, executed by the same functional unit. For a folded system to be realizable, \( D_p(U \rightarrow V) \geq 0 \) must hold for all of the edges in the DFG. Once valid folding sets have been assigned, retiming can be used to satisfy this property or determine that the folding sets are not feasible [2].

3. Synthesis of folded architecture

Output words \( \{y_i\} \) FIR filter are computed as

\[
y_i = c_0x_i + c_1x_{i-1} + \ldots + c_{k-1}x_{i-k+1},
\]

where \( c_0, c_1, \ldots, c_{k-1} \) are coefficients while \( \{x_i\} \) are input words.

The bit–plane architecture (BPA) is semi-systolic architecture that provides regular connections with extensive pipelining and high computational throughput. The BPA is basic architecture for synthesis of folded architecture (FA), so we give a brief description of the BPA. In order to explain the BPA following notation is adopted:

- \( m \) – coefficient word length,
- \( k \) – number of coefficients \( (c_0, c_1, \ldots, c_{k-1}) \), and
- \( c_i^j \) – bit of coefficient \( c_i \) (with weight \( 2^j \)).

The general form of BPA transfer function for \( k \) taps and \( m \) bit coefficient word length is

\[
G(z) = z^{-1}(c_0^{m-1}z^{-0} + z^{-1}(c_1^{m-1}z^{-1} + \ldots + z^{-1}(c_{k-1}^{m-1}z^{-0} + \ldots + z^{-1}(c_0^{m-2}z^{-0} + z^{-1}(c_1^{m-2}z^{-2} + \ldots + z^{-1}(c_{k-1}^{m-2}z^{-0} + \ldots))))\]

where \( c_0, c_1, \ldots, c_{k-1} \) are coefficients and \( m \) is the bit width of the coefficients. The transfer function of the BPA can be rewritten as

\[
G(z) = z^{-1}(c_0^{m-1}z^{-0} + z^{-1}(c_1^{m-1}z^{-1} + \ldots + z^{-1}(c_{k-1}^{m-1}z^{-0} + \ldots)) + z^{-1}(c_0^{m-2}z^{-0} + z^{-1}(c_1^{m-2}z^{-2} + \ldots + z^{-1}(c_{k-1}^{m-2}z^{-0} + \ldots)))) + \ldots
\]

\[
\ldots + z^{-1}(c_0^0z^0 + z^{-1}(c_1^0z^0 + \ldots + z^{-1}(c_{k-1}^0z^0)\ldots))
\]

\( (3) \)
The BPA cannot be transformed into the folded bit-plane architecture by direct application of folding technique. It is obvious, from (3), that multiplications of coefficients and input words cannot be recognized as operations, i.e. nodes in the DFG, because the algorithm is based on the resorting of partial products. It implies that it is necessary to apply the folding technique at bit-level. The transformed form [6] of equation (3) is

\[
G(z) = z^0 c_0 + z^1 c_1 + z^2 c_2 + \ldots + z^m c_m + z^{m-1} c_{m-1} + z^{m-2} c_{m-2} + \ldots + c_0 2^0 + c_1 2^1 + c_2 2^2 + \ldots + c_{m-1} 2^{m-1} + c_{m-2} 2^{m-2} + \ldots + c_0 2^0
\]

...(4)

The corresponding DFG for equation (4) is shown in Fig 2.

![Figure 2: Transformed DFG that enables the application of folding technique](image)

Besides the deriving of suitable DFG for folding the important issue is the setting of folding sets. The folding sets are formed as it is shown in Fig 2. The operations which will be folded are denoted with dashed lines. One operation from TDFG assumes forming of partial products and the addition performed on one "row" of basic cells, (where basic cell contains AND gate and full adder). There are \( k \) folding sets, \( S_0, S_1, S_2, \ldots, S_{k-1} \), and the number of folding sets is equal to the number of taps. Each folding set contains \( m \) operations, i.e. the folding factor, \( N \), is equal to the coefficient length, \( N = m \). Thus, folded equa-
tions (1) for the determined folded sets, where \( P_U = 0 \) and \( U \) and \( V \) are nodes in TDFG from Fig. 2 denoted with \( 1, 2, \ldots, m, m+1, \ldots, k \cdot m \) are

\[
D_F(1 \rightarrow 2) = m \cdot 0 - 0 + 1 - 0 = 1
\]

\[
D_F(2 \rightarrow 3) = m \cdot 0 - 0 + 2 - 1 = 1
\]

\[...
D_F(m-1 \rightarrow m) = m \cdot 0 - 0 + (m-1) - (m-2) = 1
\]

\[
D_F(m \rightarrow m+1) = m \cdot 1 - 0 + 0 - (m-1) = 1
\]

\[
D_F(m+1 \rightarrow m+2) = m \cdot 0 - 0 + 1 - 0 = 1
\]

\[...
D_F(k \cdot m - 1 \rightarrow k \cdot m) = m \cdot 0 - 0 + (m-1) - (m-2) = 1.
\]

The condition \( D_F(U \rightarrow V) \geq 0 \) is satisfied, for each pair of connected nodes \((U, V)\), and it proves that TDFG from Fig. 2 is well prepared for folding.

The obtained folded architecture (FA) with \( k \) taps is presented in Fig. 3.

![Figure 3: Folded architecture with folding sets \( S_0, S_1, \ldots, S_{k-1} \)](image)

### 4. Changeable folding factor

In order to implement changeable folding sets, i.e. to enable the changing of folding factor we have derived folded architecture in the general form for \( k \) taps and coefficient length \( m \), neglecting the input data width. Such application of folding technique, Fig. 3 allows the simultaneous bit-serial operation of all taps. All shift sections \((SS_0, SS_1, \ldots, SS_{k-1})\) can be implemented by one simple shift register. The duration of computation in each tap depends on the coefficient length \( m \). So, the changing of coefficient length does not change the number of folding sets, but changes the number of folded operations in folding.
sets (Fig. 2 and Fig 3). The changeable folding set is the folding set where the number of folded operations can vary. Let us suppose that coefficient length can vary, \(1 \leq m \leq m_1\), where \(m_1\) denotes maximal coefficient length defined by implemented width of registers. The functional block diagram for folded architecture with changeable folding factor based on the DFG from Fig. 3 for \(k = 3, n = 5\) and \(1 \leq m \leq m_1\) is given in Fig. 4.

![Functional block diagram for folded architecture with changeable folding factor (k=3)](image)

**Figure 4:** Functional block diagram for folded architecture with changeable folding factor (k=3)

The operation with different folding factors is provided by:
- simple changing of control signal \(ck1\) which period should be equal to \(m\) periods of the basic clock signal \(ck0\);
- shift / rotate registers for coefficients joined with simple control logic which provides \(m\)-bit rotation \((1 \leq m \leq m_1)\), i.e. cyclic repetition of coefficient bits for supplying of basic cell rows.

Bearing in mind that \(m_1\) is maximal allowable coefficient length the size of the processing array of basic cells should be \(k \cdot (m_1 + n + \lceil \log_2 k \rceil)\). The corresponding vector merging adder (VMA) is attached to the \(k\)-th row of array for calculating of final result.
During the configuration the number of folding sets is fixed and equal to the number of coefficients, while the number of operations which comprise folding sets is equal to the coefficient length, \( m \), and can vary in the range of \( 1 \leq m \leq m_1 \), where \( m_1 \) denotes maximal coefficient length defined by the implemented width of registers. The involving of changeable folding sets allows the increasing of throughput when the filtering with smaller coefficient length is configured. The computation time linearly depends on coefficient length. Instead of extending the coefficient to the full coefficient length when the operation with coefficients with smaller length is required, the proposed architecture with changeable folding sets reduces the folding factor according to the coefficient length and increases the throughput \( m_1/m \) times.

5. Implementation

In order to illustrate the method and possible design "trade offs" relating on synthesized folded architecture we have described FBPA in VHDL as parameterized FIR filtering core. The functionality of the design is proved through the logic simulation. For the sake of comparison both FBPA (synthesized architecture) and BPA (source architecture) are implemented in FPGA technology. XC2s200 – FPGA chip that belongs to the SPARTAN II family is used. The chip contains 2352 slices where each slice is comprised of 2 Complex Logic Blocks (CLBs). As a software support for implementation we have used Xilinx Web Pack 4.2. Post-implementation report is presented in Table 1. The Table contains number of used slices over number of available slices, maximal values for pin to pin delay, MPPD, and maximal values for internal delay, MID. Both FBPA and BPA are implemented for four different cases (\( k = 4, 8, 12 \) and 16), i.e. with different number of taps. In all cases the width of the input data word is 8, \( n_x = 8 \), while the maximal coefficient length is 8, too (\( m_1 = 8 \)).

<table>
<thead>
<tr>
<th>K</th>
<th>4</th>
<th>8</th>
<th>12</th>
<th>16</th>
</tr>
</thead>
<tbody>
<tr>
<td>Used/Available [%]</td>
<td>BPA</td>
<td>28.6</td>
<td>59.5</td>
<td>98.9</td>
</tr>
<tr>
<td></td>
<td>FBPA</td>
<td>9.4</td>
<td>18.0</td>
<td>27.7</td>
</tr>
<tr>
<td>MPPD [ns]</td>
<td>BPA</td>
<td>6.5</td>
<td>4.9</td>
<td>6.0</td>
</tr>
<tr>
<td></td>
<td>FBPA</td>
<td>4.9</td>
<td>5.3</td>
<td>5.6</td>
</tr>
<tr>
<td>MID [ns]</td>
<td>BPA</td>
<td>3.1</td>
<td>3.6</td>
<td>4.6</td>
</tr>
<tr>
<td></td>
<td>FBPA</td>
<td>4.0</td>
<td>4.5</td>
<td>5.0</td>
</tr>
</tbody>
</table>

Table 1: Syntisized vs. source architecture (FBPA vs. BPA)

The diagram that shows number of used slices over number of available slices as a function of implemented number of taps, \( k \), is given in Fig.5. The number
of taps (coefficients) is equal to the number of processing elements, where one processing element is one "row" of basic cells (Fig. 4). It is possible to implement on to XC2s200 up to 16 taps, i.e. 8 planes with 16 rows of the source architecture (99.9%) of used slices while the folded architecture requires 36.6% of slices for the problem of the same size. The reduction of the processing array is performed at the cost of time.

For the clear picture of performances of the folded system we present the comparison of throughputs in Table 2. Table 2 contains values for basic clock frequencies, $f_{ck}$, and throughputs, $f_{th}$, are given, for both BPA and FBPA for cases $k = 4, 8, 12$ and $16$ with $m=8$.

Maximal value for folding factor is equal to the maximal coefficient length. Thus, for implemented architectures with $m_1 = 8$ the throughput is decreased 8 times.

<table>
<thead>
<tr>
<th>K</th>
<th>$f_{ck}$ [MHz]</th>
<th>$f_{th}$ [MHz]</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>BPA 153.8</td>
<td>BPA 153.8</td>
</tr>
<tr>
<td></td>
<td>FBPA 204.1</td>
<td>FBPA 204.1</td>
</tr>
<tr>
<td>8</td>
<td>BPA 204.1</td>
<td>BPA 204.1</td>
</tr>
<tr>
<td></td>
<td>FBPA 188.7</td>
<td>FBPA 188.7</td>
</tr>
<tr>
<td>12</td>
<td>BPA 166.7</td>
<td>BPA 166.7</td>
</tr>
<tr>
<td></td>
<td>FBPA 178.6</td>
<td>FBPA 178.6</td>
</tr>
<tr>
<td>16</td>
<td>BPA 153.8</td>
<td>BPA 153.8</td>
</tr>
<tr>
<td></td>
<td>FBPA 137.0</td>
<td>FBPA 137.0</td>
</tr>
</tbody>
</table>

Table 2: Basic clock frequencies and throughputs for BPA and FBPA with $k = 4, 8, 12$ and $16$

Bearing in mind that the FBPA supports the changing of number of folded operations in folding sets we illustrate that feature on the implemented FBPA with 16 taps, $n_x = 8$ and $m_1 = 8$. The results are presented in Fig. 6.
When the operation with coefficients with length smaller than \( m_1 \) is required, instead of extending the coefficients to the full coefficient length, the implemented architecture with changeable folding sets reduces the folding factor according to the required coefficient length and increases the folded system throughput \( m_1/m \) times.

6. Conclusion

The proposed transformation of source DFG for the bit-plane architecture enables the synthesis of fully pipelined folded FIR filter architecture with changeable folding factor. The derived architecture has kept desirable features of source architecture such as extensive pipelining, high regularity, truncation of LSBs of intermediate results without any loss of accuracy.

The array is restricted for the factor \( m \). The number of basic cells is reduced to the number of basic cells in one plane of source architecture. Also, the total number of latches corresponds to the number of latches in one plane of the BPA. The extensive pipelining in the synthesized architecture is paid by involving of two multiplexers per each basic cell. The critical path is extended for one additional multiplexer, so the basic clock frequency is slightly decreased. Thus, the throughput is decreased for slightly more than \( m \) times in respect to the BPA.

The involving of changeable folding sets in the synthesized folded architecture allows the reducing of folding factor according to the coefficient length increasing the throughput of the folded system. The wider application area and the finding of suitable area-time tradeoffs are provided for the bit-plane architecture through the application of folding technique with changeable folding factor.

Both the BPA and the FBPA are implemented in FPGA technology. The results, relating on occupied chip resources and achieved throughputs, are presented and discussed.

7. References


